Prompted by the chipmaker's announcement of the SSE5 instruction-set extensions, Glaskowsky analyzes the ultimate outcome to this old controversy. Peter N. Glaskowsky is a computer architect in ...
The K3 chip is the result of more than 1,200 days of development. According to the company, it is among the first ...
The semiconductor industry increasingly needs more flexible and scalable processor architectures, driving the growing adoption of RISC-V. Originally developed at the University of California, Berkeley ...
Akeana, a well-funded, 150-strong configurable RISC-V processor startup came out of stealth mode earlier this month to challenge the ‘status quo’ of the semiconductor industry, hoping to unseat both ...
SiFive, a RISC-V processor design firm, unveiled two new chip designs aimed at bringing a high-performance computing solution to various industries. The announcement of the SiFive Performance P870 and ...
Interrupt responsiveness, code execution predictability, and the ability to easily and quickly manipulate I/O pins and register bits are also important considerations. Standardized benchmarks such as ...
With MCU performance and peripherals largely determining the overall capabilities of an embedded design it is easy to see why preoccupation with a popular core drives many MCU-based projects. But when ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results